



Methodology and Tools for Development and Verification for formal Requirements fUML Models and for Complex Software and Hardware Systems Architecture

*Samonov A.V. <a.samonov@mail.ru>
Samonova G.N. <g.samonova@mail.ru>*



Relevance of the problem



TRADITIONAL RESOLUTION FOR ALL PROJECTS

	2011	2012	2013	2014	2015
SUCCESSFUL	39%	37%	41%	36%	36%
CHALLENGED	39%	46%	40%	47%	45%
FAILED	22%	17%	19%	17%	19%


The Traditional resolution of all software projects from FY2011–2015 within the new CHAOS database.



1







Goals and objectives of the study. The choice of development tools




1. To develop a unified conceptual, model, language and tool development and verification environment, we used: – modeling languages UML, fUML, OCL, ALF;
2. To formalize requirements: ontologies of the automated system, quality software, ReqIF, .xsd
3. As means for verification we have chosen: VM fUML, SPIN (Promela), Rodin (Event-B), SMT-Lib, Z3, CVC-4, ALT-ERGO.
4. Eclipse Modeling Framework, Graphical Editing Framework, Papyrus, Moka - development environment and tools: framework, libraries and tools implemented within the Eclipse project:

Step 1: develop requirements model





Step 1: develop requirements model.


Requirements metamodel: useCase & Class




Algorithm for constructing a formal description of the requirements for the developed system






Step 1: Verification of requirements model to software




Step 1: Virtual machine fUML




①





Step 2: Verification the model of software architecture



Step 2. Validation and verification of design solutions



Step 3: Generation and verification of program code



```

public NodeConn_rDisconnectCfm ( in portId : model::modelComponentView::DataTypes::Cello_Port,
in serverConn_r : model::modelComponentView::DataTypes::Cello_RiServerConn)
{
    /*@inline('C++')
    "ENTER(\\"NodeConn_rDisconnectCfm.\\" );"
    */


    if(serverConn_r.serverConnId == serverConnId && connHalf[serverConn_r.connHalf].portId == portId)
    {
        connHalf[serverConn_r.connHalf].respondState =
            model::modelComponentView::DataTypes::NCCdataTypes::RespondState[RI_RESPONDED_CFM];

        model::modelComponentView::DataTypes::U8 secondHalf =
            NodeConn_getSecondHalf(serverConn_r.connHalf);


        if(connHalf[secondHalf].respondState !=
            model::modelComponentView::DataTypes::NCCdataTypes::RespondState[WATING_FOR_RESPONSE])
        {
            model::modelComponentView::DataTypes::NCCdataTypes::SciState x =
                SciHandler_RI.SciHandler_getSciConnectionState();
            if(x == model::modelComponentView::DataTypes::NCCdataTypes::SciState[SCI_ATTACHED])
            {
                NodeConn_setDisconnectingSpasState();
                SciHandler_RI.SciHandler_sciReleaseConnReq(spasConnId, serverConnId);
                // Simulate NodeConn_sciReleaseConnCfm();
            }
        }
    }
}
    
```

Step 3: Generation and verification of program code.

Methods program code verification



Implementation Stages of software-controlled process of software and hardware systems development and verification



Concise Summary

Models and algorithms are developed

1. metamodel for formalization the requirements to software: UseCase, Interaction overview, class, requirements diagrams
2. metamodel for formalized description architecture software: fUML diagrams class, activity, sequence, state machine;
3. algorithms for development of formal models of requirements and architecture software;
4. algorithms for verification of models of requirements and architecture software by means of their modeling and analysis in the virtual fUML machine and execution of test scenarios built with the help of SMT / SAT solvers;
5. methodological recommendations for the implementation of the software-controlled process of development and verification software, using the developed models and algorithms.